.S. DEPARTMENT OF COMMERCE TENT AND TRADEMARK OFFICE ATTY. DOCKET NO. RA043D2C15

SERIAL NUMBER 09/835,263

APPLICANT(S)

PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT			FARMWA	LD ET AL	4-	18ch
			FILING DATE April 13, 2001	GROUI	P ART UN 2181	2
		U.S.	PATENT DOCUMENTS			2
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING B
M	3,691,534	09/12/72	Veradi, et. al	_	_	
1000	3,771,145	11/06/73	Wiener		_	
M	4,536,795	08/20/85	Hirota, et. al	_	_	
M	4,629,909	12/16/86	Cameron	_	_	
MA	4,631,659	12/23/86	Hayne, et. al	_		
M	4,858,113	08/15/89	Saccardi			
M	4,499,536	02/12/85	Gemma et al.	_	_	
m	4,648,102	03/03/87	Riso, et. al			

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
104	EP 0424774	05/02/91	EPO	*		
<i>▶</i> 6 €	EP 0449052	03/29/90	EPO			

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	Takasugi, A. et al., "A Data-Transfer Architecture for Fast Multi-Bit Serial Acess Mode DRAM,"
M	11 th European Solid State Circuits Conference, Toulouse, France pp.161-165 (Sep. 1985)
M A	Amitai, Z., "Burst Mode Memories Improve Cache Design," WESCON/90 Conference Record, pp.
M	29-32 (Nov. 1990)
	Fagan, J.L., "A 16-kbit Nonvolatile Charge Addressed Memory," IEEE Journal of Solid-State
120	Circuits, Vol. SC-11, No. 5, pp. 631-636 (Oct. 1976)
70	Schmitt-Landsiedel, Doris, "Pipeline Architecture for Fast CMOS Buffer RAMs," IEEE Journal of
MA	Solid-State Circuits, Vol. 25, No. 3, pp. 741-747 (Jun. 1990)

EXAMINER

DATE CONSIDERED

3 of 4

PTO-1449 (Modified)

S. DEPARTMENT OF COMMERCE TENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. RA043D2C15

SERIAL NUMBER 09/835,263

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

FILING DATE April 13, 2001 GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

		0.5.	TATENT DOCUMENTS			
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
M	4,825,287	04/25/89	Baji, et. al		1	
m	4,845,677	07/04/89	Chappell, et. al	_	_	
MA	4,873,671	10/10/89	Kowshik, et. al	_	-	
M	4,876,670	10/24/89	Nakabayashi, et. al	_	1	
M	5,179,667	01/12/1993	Iyer		-	
M	4,901,036	02/13/90	Herold, et. al		1	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSI YES	
MA	EP 0218523	05/30/89	EPO		ĵ		
1719	JP-A-1-236494	09/21/89	JP			YES	
MA	Sho 62-71428	03/27/87	JP			YES	
M	EP 0282735	09/21/88	EPO				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

m	Robert J. Lodi et al., "Chip and System Characteristics of a 2048-Bit MNOS-BORAM LSI Circuit," 1976 IEEE International Solid-State Circuits Conference (Feb. 18, 1976)
M	1989 GaAs IC Data Book & Designers Guide, Gigabit Logic Inc. (Aug 1989)
W	"IC's for Entertainment Electronics, Picture in Picture System Edition 8.89", Siemens AG, 2/89

EXAMINER Chun Lun	DATE CONSIDERED	8/8/2007
-------------------	-----------------	----------

THE PADEMA

PTO-1449 (Modified)

ATTY. DOCKET NO. RA043D2C15 **SERIAL NUMBER** 09/835,263

P	E .	P10-1449 (Modilie	ea)	RA043D2C15	SERIA	09/835,2			
PAS. DEPARTMENT OF COMMERCE PAIRENT AND TRADEMARK OFFICE				APPLICANT(S) FARMWALD ET AL.			HEU 1'8	CEN	
Y	INFORMATION DISCLOSURE STATEMENT BY APPLICANT			FILING DATE April 13, 2001	GROU	GROUP ART UNIT 2181			NED
			U.S	. PATENT DOCUMENTS				100	
	EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE		
	90A	5,099,481	04/24/92	Miller					
	ARA	5,016,226	05/14/91	Hiwada, et. al		_			
	180	5,023,835	06/11/91	Akimoto, et. al		_]	•
	180	5,036,495	07/30/91	Busch, et. al	_	-			
	190	5,111,486	05/05/92	Oliboni, et. al	_	_			
	AA	5,123,100	06/16/92	Hisada, et. al					

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSL YES/	
M	WO 89/12936	12/28/89	PCT				
M	JP 62-51509	03/06/87	Japan			YES	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	Svensson, Christer, "High Speed CMOS Chip to Chip Communications Circuit," IEEE International
/2A	Symposium on Circuits and Systems, pp. 2228-2231 (Jun. 1991)
	Wakayama, Myles, "A 30-MHz Low-Jitter High-Linearity CMOS Voltage-Controlled Oscillator,"
m	IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 6, pp. 1074-1081 (Dec. 1987)
	Iqbal, Mohammad Shakaib, "Internally Timed RAMs Build Fast Writable Control Stores,"
M	Electronic Design, pp. 93-96 (August 25, 1988)
- Ann	Schnaitter, William M. et al., "A 0.5-GHz CMOS Digital RF Memory Chip," IEEE Journal of Solid-
173	State Circuits, vol. SC-21, no. 5, pp. 720-726 (Oct. 1986)
	Whiteside, Frank, "A Dual-Port 65ns 64Kx4 DRAM with a 50MHz Serial Output," IEEE
M	International Solid-State Circuits Conference Digest (Feb. 1986)
	Wu, Jich-Tsorng, "A 100-MHz Pipelined CMOS Comparator," IEEE Journal of Solid-State Circuits,
m	Vol. 23, No. 6, pp. 1379-1385 (Dec. 1988)
m	Motorola MC88200 Cache/Memory Management Unit User's Manual, Motorola Inc. 1989
1/24	
20	B. Ramakrishna et al., "The Cydra 5 Departmental Supercomputer Design Philosophies, Decisions,
1200	and Trade-offs" Computer IEEE, Jan 1989 pp. 12-35

EXAMINER	Ghn	A	hw
----------	-----	---	----

DATE CONSIDERED 8/1/2003

1 of 16

PTO-1449 (Modified) ATTY. DOCKET NO. **SERIAL NUMBER** RA043D2C15 09/835,263 U.S. DEPARTMENT OF COMMERCE APPLICANT(S) O I P PATENT AND TRADEMARK OFFICE FARMWALD ET AL. JUL 1 6 2001 INFORMATION DISCLOSURE **GROUP ART UNIT** FILING DATE **STATEMENT** April 13, 2001 2181 BY APPLICANT

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
2A	4,755,937	July 5, 1989	Glier		-	
BA	4,875,192	Oct 17, 1989	Matsumoto		-	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
		-	·	•		
	-	-	(·	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	Pelgrom et-al., "A 32-kbit Variable-Length Shift Register for Digital Audio Application", IEEE				
124	Journal of Solid-State Circuits, vol. sc-22, no. 3, June 1987, pp 415-422				
7	Grover et al., "Precision Time-Transfer in Transport Networks Using Digital Crossconnect				
MA	Systems", IEEE Paper 47.2 Globecom, 1988, pp 1544-1548				
Gustavson et al., "The Scalable Interface Project (Superbus)" (DRAFT), SCI-22 Aug 88					
- 07	16, August 22, 1988				
A	Knut Alnes, "SCI: A Proposal for SCI Operation", SCI-10Nov88-doc23, Norsk Data, Oslo, Norway,				
M	pp. 1-12, Nov. 10, 1988				
MA	Knut Alnes, "SCI: A Proposal for SCI Operation", SCI-6Jan89-doc31, Norsk Data, Oslo, Norway,				
m	pp. 1-24, Jan 6, 1989				
1 .	Bakka et al., "SCI: Logical Level Proposals", SCI-6Jan89-doc32, Norsk Data, Oslo, Norway, pp. 1-				
MA	20, Jan 6, 1989				
M	Knut Alnes, "Scalable Coherent Interface", SCI-Feb 89-doc52, (To appear in the Eurobus				
M	Conference Proceedings May 1989), pp. 1-8				
m	Boysel et al., "Four-Phase LSI Logic Offers New Approach to Computer Designer", Four-Phase				
	Systems Inc. Cupertino, CA, Computer Design, April 1970, pp. 141-146,				
M	Boysel et al., "Random Access MOS Memory Packs More Bits To The Chip", Electronics, Feb. 16,				
	1970, pp. 109-146,				

EXAMINER Glun Ann	DATE CONSIDERED	8/8/2003
-------------------	-----------------	----------

JUL 1 6 2001 PA

PTO-1449 (Modified)

ATTY. DOCKET NO. RA043D2C15

SERIAL NUMBER 09/835,263

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

FILING DATE April 13, 2001 GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
BA	5,034,964	Jul. 23, 1991	Khan et al.		_	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	OTHER DOCUMENTS (Including Platter) Title, Date, 1 of them I uges, Etc.)				
M	Hansen et al., "A RISC MICROPROCESSOR WITH INTEGRAL MMU AND CACHE INTERFACE", MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp 145-148				
100	Moussouris et al., "A CMOS PROCESSOR WITH INTEGRATED SYSTEMS FUNCTIONS", MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp 126-130				
M	"LR2000 High Performance RISC Microprocessor Preliminary" LSI Logic Corp. 1988, pp. 1-15				
Ma	"LR2010 Floating Point Accelerator Preliminary" LSI Logic Corp. 1988, pp 1-20				
M	"High Speed CMOS Databook", Integrated Device Technology Inc. Santa Clara, CA, 1988 pp 9-1 to 9-14				
BA	Riordan T. "MIPS R2000 Processor Interface 78-00005(C)", MIPS Computer Systems, Sunnyvale, CA, June 30, 1987, pp 1-83				
m	Moussouris, J. "The Advanced Systems Outlook-Life Beyond RISC: The next 30 years in high-performance computing", Computer Letter, July 31, 1989 (an edited excerpt from an address at the fourth annual conference on the Advanced Systems Outlook, in San Francisco, CA (June 5))				

EXAMINER	Glenn Anne	DATE CONSIDERED	8/8/2003	
			01 11 2003	

ATTY. DOCKET NO. RA043D2C15 SERIAL NUMBER 09/835,263

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE **STATEMENT** BY APPLICANT

FILING DATE April 13, 2001 **GROUP ART UNIT** 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
Ba	4,330,852	May 18, 1982	Redwine et al.		1	
M	4,703,418	Oct. 27, 1987	James			
M	4,785,394	Nov. 15, 1988	Fischer			
194	4,726,021	Feb. 16, 1988	Horiguchi et al.		į	
M	4,870,562	Sept. 26, 1989	Kimoto et al.		(

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
M	S56-82961	July 7, 1981	Japan	-		YES
100	S57-14922	Jan. 26, 1982	Japan			YES
1019	Sho 60-80193	May 8, 1983	Japan			YES
M	Sho 60-55459	Mar. 30, 1985	Japan			YES
100	S61-72350	April 14, 1986	Japan			YES
M	S63-142445	June 14, 1988	Japan		(YES
100	B63-46864	Sept. 19, 1988	Japan			YES
M	S64-29951	Jan. 31, 1989	Japan			YES

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

M	Watanabe, T.; "Session XIX: High Density SRAMS"; IEEE International Solid State Circuits Conference pp. 26 267 (1987)					
BA	Ohno, C.; "Self-Timed RAM: STRAM"; Fujitsu Sci. TechJ., 24, 4, pp 293-300 (Dec. 1988)					
M	"Fast Packet Bus for Microprocessor Systems with Caches", IBM Technical Disclosure Bulletin, pp.279-282 (Jan 1989)					
100	Gustavson, D. "Scalable Coherent Interface"; Invited Paper, COMPCON Spring '89, San Francisco, CA; IEEE, pp. 536-538 (Feb 27-Mar 3, 1989)					
MA	James, D.; "Scalable I/O Architecture for Busses"; IEEE, pp. 539-544 (April 1989)					

EXAMINER Glenn Anve

DATE CONSIDERED 8/8/2013

PATENT AND TRADEMARK OFFICE

PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE

ATTY. DOCKET NO. RA043D2C15 SERIAL NUMBER 09/835,263

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE **STATEMENT** BY APPLICANT

FILING DATE April 13, 2001 **GROUP ART UNIT** 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
BA	4,205,373	May 27, 1980	Shah et al.		(
M	4,845,670	Jul. 4, 1989	Nishimoto et al.			
As	4,509,142	Apr. 2, 1985	Childers	_	_	
-ba	4,183,095	Jan. 8, 1980	Ward		,	
m	4,685,088	Aug. 4, 1987	Ianucci		1	

FOREIGN PATENT DOCUMENTS

	EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	transi Yes	
	Saa	0 246 767	April 28, 1987	EPO		/		
	100	0 334 552	Mar. 16, 1989	EPO				
WZ.	/AR	0 276 871	3/Jan . 29, 1988	EPO	۸			

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

M	European Search Report for EPO Patent Application No. 00 101 1832
M	European Search Report for EPO Patent Application No. 89 30 2613
MA	Z. Amitai, "New System Architectures for DRAM Control and Error Correction", Monolithic Memories Inc., Electro/87 and Mini/Mico Northeast: Focusing on the OEM Conference Record, pp. 1132, 4/31-3, (April 1987)
100	N. Siddique, "100-MHz DRAM Controller Sparks Multiprocessor Designs", Electronic Design, pp. 138-141, (Sept 1986)
M	H. Kuriyama et al., "A 4-Mbit CMOS SRAM WITH 8-NS SERIAL ACCESS TIME", IEEE Symposium On VLSI Circuits Digest Of Technical Papers, pp. 51-52, (June 1990)
M	J. Chun et al., "A 1.2ns GaAs 4K Read Only Memory", IEEE Gallium Arsenide Integrated Circuit Symposium Technical Digest, pp. 83-86, (Nov. 1988)
SA	A. Fielder et al., "A 3 NS 1K X 4 STATIC SELF-TIMED GaAs RAM", IEEE Gallium Arsenide Integrated Circuit Symposium Technical Digest, pp. 67-70, (Nov. 1988)
M	JEDEC Standard No. 21C

EXAMINER

Glenn Anne

DATE CONSIDERED 8/8/2003

						 	5 of 16
]	PTO-1449 (Modifi	ed)	ATTY. DOCKET NO. RA043D2C15	SERIA	L NUMBI 09/835,2	
U.S. DEPARTMENT OF COMMERCE ATENT AND TRADEMARK OFFICE		APPLICANT(S) FARMV	WALD ET AL	··	(echnolog)		
ρ' ^ν (NFO	RMATION DISCI STATEMENT BY APPLICAN		FILING DATE April 13, 2001	GROUI	P ART UN 2181	C
	ENT D	OCUMENTS					
EXAMI <u>INITIA</u>		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
MA		4,630,193	Dec. 16, 1986	Kris		_	
4A		4,710,904	Dec. 1, 1987	Suzuki		-	
m	•	4,739,502	Apr. 19, 1988	Nozaki		-	
M		4,905,201	Feb. 27, 1990	Ohira et al.			
		· · · · · · · · · · · · · · · · · · ·	. FOREI	GN PATENT DOCUMENTS		<u> </u>	
EXAMII INITI		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
				·			
	Eur			cluding Author, Title, Date, Pertiner pplication No. 00 10 0018	nt Pages, Etc.)		
BA		•	<u> </u>		· · · · · · · · · · · · · · · · · · ·		
M	Euro	opean Search Report	for EPO Patent Ap	pplication No. 00 10 822			
			<u>.</u>				
	NER (-, /		DATE CONSIDERED	1812003		

PTO-1449 (Modified)

ATTY. DOCKET NO. RA043D2C15

SERIAL NUMBER 09/835,263

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

FILING DATE April 13, 2001 GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
M	4,445,204	04/24/84	Nishiguchi	_	1	
MA	4,821,226	04/11/89	Christopher et al.	_	1	
Su	4,882,712	11/21/89	Ohno et. al.			
M	4,951,251	08/21/90	Yamaguchi et al.			
17/100	4,928,265	12/29/92	Hierchi Beighe et al.			
m	5,107,465	04/21/92	Fung et al.		+	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATIO N YES/NO
		·				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

ſ	-0.	T.L. Jeremiah et. al., "SYNCHRONOUS PACKET SWITCHING MEMORY AND I/O CHANNEL," IBM
	104	Tech. Disc. Bul,. Vol. 24, No. 10, pp. 4986-4987 (Mar. 1982)
ſ	A.	L. R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits,
	134	vol. 18 No. 5, pp. 562-567 (Oct. 1983)
ſ	<i>A</i> -	A. Yuen et. al., "A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell", IEEE Journal of Solid
	As	State Circuits, vol. 24 No. 1, pp. 57-61 (Feb. 1989)

EXAMINER C	Clean Acres	DATE CONSIDERED 8/8/2303	

ATTY. DOCKET NO. RA043D2C15

SERIAL NUMBER 09/835,263

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

FILING DATE April 13, 2001 GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

_			0.0.1	ATENT DOCUMENTS			
	EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	<i>O</i> A	5 \$,206,833	04/27/93	Lee	_	-	
	/ BA	4,953,128	08/28/90	Kawai et al.		-	·
	M	5,140,688	08/18/92	White et al.	_	-	
	M	5,018,111	05/21/91	Madland		-	:
	m	4,845,664	07/04/89	Aichelmann, Jr. et al.		-	
	M	4,734,880	03/29/88	Collins		-	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATIO N YES/NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

OTHER DOCUMENTS (including Author, Title, Date, Fertilient Fages, Etc.)							
An	D.T. Wong et. al., "An 11-ns 8Kx18 CMOS Static RAM with 0.5-µm Devices", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1095-1103 (Oct. 1988)						
M	T. Williams et. al., "An Experimental 1-Mbit CMOS SRAM with Configurable Organization and Operation", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1085-1094 (Oct. 1988)						
A	D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)						
B	F. Miller et. al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87 Conference Record, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987						
A	K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)						
-81	K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)						
M	F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)						
M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Ci							
M	D. Wendell et. al. "A 3.5ns, 2Kx9 Self Timed SRAM", 1990 IEEE Symposium on VLSI Circuits (Feb 1990)						

EXAMINER G	eua Auve	DATE CONSIDERED	8/8/2003

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

JUL 1 6 20th

ATTY. DOCKET NO. RA043D2C15

SERIAL NUMBER 09/835,263

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

PTO-1449 (Modified)

FILING DATE April 13, 2001 GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

		U.S. IAI.	ENT DOCUMENTS			
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
BA	4,183,095	01/08/80	Ward			
M	4,975,872	12/04/90	Zaiki		_	
M	5,016,226	05/14/91	Hiwada et al.		-	
M	4,853,896	08/01/89	Yamaguchi		-	
M	4,747,079	05/24/88	Yamaguchi	_	-	
M	4,945,516	07/31/90	Kashiyama	_		

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATIO N YES/NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	An	S. Watanabe et. al., "AN Experimental 16-Mbit CMOS DRAM Chip with a 100-MHz Serial READ/WRITE
	PA	Mode", IEEE Journal of Solid State Circuits, vol. 24 No. 3, pp. 763-770 (June 1982)
	40.	K. Numata et. al. "New Nibbled-Page Architecture for High Density DRAM's", IEEE Journal of Solid State
	MA	Circuits, vol. 24 No. 4, pp. 900-904 (Aug. 1989)
		H. L. Kalter et al. "A 50-ns 16Mb DRAM with a 10-ns Data Rate and On-Chip ECC" IEEE Journal of Solid
	M	State Circuits, vol. 25 No. 5, pp. 1118-1128 (Oct 1990)
ľ	m	J. Sonntag et al. "A Monolithic CMOS 10MHz DPLL for Burst-Mode Data Retiming", IEEE International
	MA	Solid State Circuits Conference (ISSCC) February 16, 1990

					
EXAMINER	G	lena Ana	M	DATE CONSIDERED	8/8/2003

ATTY. DOCKET NO. RA043D2C15 SERIAL NUMBER 09/835,263

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE **STATEMENT** BY APPLICANT

JUL 1 6 2001

FILING DATE April 13, 2001 **GROUP ART UNIT** 2181

U.S. PATENT DOCUMENTS

U.S. FATENT DOCUMENTS						
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
Ba	4,649,511	03/10/97	Gdula	_	_	
BA	4,860,198	08/22/89	Takenaka	_	1	
M	3,969,706	07/13/76	Proebsting et al.		1	
101	4,766,536	08/23/88	Wilson, Jr. et al.		-	
M	4,998,262	03/05/91	Wiggers		1	
BA	4,757,473	07/12/88	Kurihara et al.	_		
M	4,792,926	12/20/88	Roberts			
M	4,811,202	03/07/89	Schabowski		1	
M	5,034,917	07/23/91	Bland et al.	_	-	
194	5,301,278	04/05/94	Bowater et al.		•	
M	5,153,856	10/06/92	Takahashi		1	
-åa	4,845,670	07/04/89	Nishimoto et al.	-		

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATIO N YES/NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	OTTIER DOCUMENTS (Including Matthol, Mate, Parts, Fertilient Fages, Etc.)						
м	M. Horowitz et. al., "MIPS-X: A 20-MIPS Peak 32-bit Microprocessor with On-Chip Cache", IEEE Journal						
BA	of Solid State Circuits, vol. 22 No. 5, pp. 790-799 (Oct. 1987)						
.//	R. L. Schmidt, "A memory Control Chip for Formatting Data into Blocks Suitable for Video Coding						
AA	Applications", IEEE Transactions on Circuits And Systems, vol. 36 No. 10, pp. 1275-1280 (Oct 1989)						
n	L. R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits,						
A	vol. SC-18 No. 5, pp. 561-567 (Oct. 1983)						
Ma	A. L. Yuen, "A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell", IEEE Journal of Solid						
40	State Circuits, vol. 24 No. 1, pp. 57-61 (Oct. 1989)						

EXAMINER

DATE CONSIDERED 882883

ATTY. DOCKET NO. RA043D2C15 SERIAL NUMBER 09/835,263

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

OIPE

JUL 1 6 2001

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE **STATEMENT** BY APPLICANT

FILING DATE April 13, 2001

Technology Center 2100 GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

	··· ··· ··· ··· ··· ··· ··· ··· ··· ··	7	TENT DOCUMENTS	1		_ ·
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
BA	4,685,088	08/04/87	Iannucci	-	_	
MA	4,509,142	04/02/85	Childers	-	1	
M	5,051,889	09/24/91	Fung et al.		-	
M	5,361,277	11/01/94	Grover		-	
M	4,954,987	09/04/90	Auvinen et al.			
ABA	4,570,220	02/11/86	Tetrick et al.		-	
da	4,247,817	01/27/81	Heller	_	_	
DA	4,519,034	05/21/85	Smith et al.		-	
1314	3,691,534	09/12/72	Varadi et al.	_	_	
M	4,920,486	04/24/90	Nielsen		_	
MA	4,263,650	04/21/81	Bennett et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATIO N YES/NO
De	0 276 871	03/08/88	DE FR GB IT EPX	_	_	

OTHED DOCHMENTS (Including Author Title Date Partinent Pages Ftc.)

	OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, Etc.)
M	S.K. Kwon et al., "Memory Chip Organizations For Improved Reliability In Virtual Memories", IBM Technical Bulletin vol. 25 No. 6, pp. 2952-2957 (Nov 1982)
100	J. Peterson, "System-Level Concerns Set Performance Gains", High Performance Systems, pp. 71-77 (Sept. 89)
130	N. Margulis, "Single Chip CPU Eases Single Chip System Design", High Performance Systems, pp. 34-44 (Sept. 89)
MA	F.Nart, "Multiple Chips Speed CPU Subsystems", High Performance Systems, pp. 46-55 (Sept. 89)
br	D.T. Wong, "An 11-ns 8Kx18 CMOS Static RAM with 0.5-um Devices", IEEE Journal of Solid State Circuits, vol. 23, No. 5, pp. 1095-1103 (Oct. 1988)
M	A. Agarwal et al., "An Evaluation of Directory Schemes for Cache Coherence", IEEE, pp. 280-289, 1988

EXAMINER	Glenn	Aum
	Glenn	Aur

DATE CONSIDERED 8/8/2003

	PTO-1449 (Modified)		ATTY. DOCKET NO. RA043D2C15		NUMBEI 09/835,26		1	
4	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE DIEGRALATION DISCLOSURE			APPLICANT(S) FARMWA	ALD ET AL.		Technology V	ARCKING TO TO TO
	INFORMATION DISCLOSURE STATEMENT BY APPLICANT		FILING DATE April 13, 2001		ART UNI 2181	T Rechnology (TOO, TOO	
-ر			U.S.	PATENT DOCUMENTS				8
	EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE	
	M	4,719,602	01/12/88	Hag et al.				·
	M	5,023,488	06/11/91	Gunning		1		
	/3A	4,754,433	06/28/88	Chin et al.	-			
	M	3,771,145	11/06/73	Wiener	_			
	m	5,021,985	06/04/91	Hu et al.				

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATIO N YES/NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

-811	T. L. Jeremiah, "SYNCHRONOUS LSSD PACKET SWITCHING MEMORY AND I/O CHANNEL", IBM Technical Bulletin vol. 24 No. 10, pp. 4986-4987 (March 1982)
170	D. Hawley, "Superfast Bus Supports Sophisticated Transactions", High Performance Systems, pp. 90-94 (Sept. 89)
m	M. Bazes, A Programmable NMOS DRAM Controller for Microcomputer Systems with Dual Port Memory and Error Checking and Correction", IEEE Journal of Solid State Circuits, vol. SC-18, No. 2, pp. 164-172 (April 1983)
MA	D. Wendell et al., "A 3.5ns Self Timed SRAM", IEEE 1990 Symposium on VLSI Circuits pp. 49-50
M	J. Chun et al., "A pipelined 650 MHz GaAs 8K ROM with Translation Logic" IEEE 1990 GaAs IC Symposium, pp 139-142
M	A. L. Yuen, "A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell", IEEE Journal of Solid State Circuits, vol. 24 No. 1, pp. 57-61 (Oct. 1989)

EXAMINER GLIM	Ann	DATE CONSIDERED 8/8/2003

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE ATTY. DOCKET NO. RA043D2C15 SERIAL NUMBER 09/835,263

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE **STATEMENT** BY APPLICANT

FILING DATE April 13, 2001

Technology Center 2700 **GROUP ART UNIT** 2181

U.S. PATENT DOCUMENTS

C.D. THERET DOCUMENTS						
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
· AA	4,633,735	05/05/87	Novak, et. al		-	
M	5,684,753	11/04/97	Hashimoto, et al	_	1	
190	4,322,635	03/30/81	Redwine			
<i>M</i>	4,916,670	04/10/90	Suzuki et al.	_	1	
/7A	5,006,982	04/09/91	Ebersole et al.			
M	4,636,986	01/13/87	Pinkham	_	1	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
					· 	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	OTTIER DOCUMENTS (Including Mather) Tries, Date, Tertiment Lages, Etc.)
M	Ikeda, Hiroaki et al., "100 MHz Serial Access Architecture for 4MB Field Memory," Symposium of VLSI Circuits, Digest of Technical Papers, pp. 11-12 (Jun. 1990)
100	Takasugi, A. et al., "A DATA TRANSFER ARCHITECTURE FOR FAST MULTI-BIT SERIAL ACCESS MODE DRAM", 11TH European Solid State Circuits Conference, Toulouse France pp. 161-165 (Sep. 1985)
Me	Ray Pinkham et al., "A 128Kx8 70-MHz Multiport Video RAM with Auto Register Reload and 8x4 WRITE Feature," IEEE Journal of Solid State Circuits, vol. 23, no. 3, pp. 1133-1139 (Oct. 1988)
182	Graham, Andy et al., "Pipelined static RAM endows cache memories with 1-ns speed", Electronic Design pp. 157-170 (Dec. 1984)
MA	Robert J. Lodi et al., "Chip and System Characteristics of a 2048-Bit MNOS-BORAM LSI Circuit," IEEE International Solid-State Circuits Conference, (Feb. 1976)
MA	Pinkham, Raymond, "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications," IEEE Journal of Solid-State Circuits, Vol. SC-19, No. 6, pp. 999-1007 (Dec. 1984)
M	Ishimoto, S. et al., "A 256K Dual Port Memory," ISSCC Digest of Technical Papers, p. 38-39 (Feb. 1985)

EXAMINER	Glun	Aure
----------	------	------

DATE CONSIDERED 8/8/2003

PTO-1449 (Modified) ATTY. DOCKET NO. SERIAL NUMBER RECEIVED
JUL 1 8 2001 09/835,263 RA043D2C15 U.S. DEPARTMENT OF COMMERCE APPLICANT(S) PATENT AND TRADEMARK OFFICE FARMWALD ET AL. Technology Center 2100 INFORMATION DISCLOSURE FILING DATE **GROUP ART UNIT STATEMENT** mr 1 e spaj April 13, 2001 2181 BY APPLICANT **U.S. PATENT DOCUMENTS** SUB **EXAMINER DOCUMENT DATE** NAME **FILING CLASS CLASS INITIALS** NUMBER DATE 4,979,145 12/18/90 Remington et al.

FOREIGN PATENT DOCUMENTS

01/04/94

5,276,846

M

Aichelmann Jr., et. al

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS		anslation Yes/no
					·		
						Ē	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

MA	Tomoji Takada et al., "A Video Codec LSI for High-Definition TV Systems with One-Transistor DRAM Line Memories," IEEE Journal of Solid-State Circuits, Vol. 24, No. 6, pp. 1656-1659 (Dec. 1989)
M	Amitai, Z., "Burst Mode Memories Improve Cache Design," WESCON/90 Conference Record, pp. 29-32 (Nov. 1990)
170	Robert J. Lodi et al., "MNOS-BORAM Memory Characteristics," IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, pp. 622-631 (Oct. 1976)
MA	Dave Bursky, "ADVANCED SELF-TIMED SRAM PARES ACCESS TIME TO 5 NS", Electronic Design, pp. 145-147 (Feb. 22, 1990)

EXAMINER Glenn Anne DATE CONSIDERED 8/8/2002

SERIAL NUMBER PTO-1449 (Modified) ATTY. DOCKET NO. Technology Center 2100
Technology Center 2100 RA043D2C15 09/835,263 U.S. DEPARTMENT OF COMMERCE APPLICANT(S) PATENT AND TRADEMARK OFFICE FARMWALD ET AL. INFORMATION DISCLOSURE JUL 1 6 YOU **FILING DATE GROUP ART UNIT STATEMENT** April 13, 2001 2181 BY APPLICANT **U.S. PATENT DOCUMENTS DOCUMENT** SUB **EXAMINER DATE NAME FILING INITIALS CLASS** NUMBER **CLASS DATE FOREIGN PATENT DOCUMENTS** SUB TRANSLATION **EXAMINER DOCUMENT** DATE **COUNTRY CLASS CLASS NUMBER** INITIAL Nov. 9, 1983 SHO 58-192154 NO M Japan SHO 63-34795 Feb. 15, 1988 Japan NO M M SHO 61-107453 May 26, 1986 Japan NO April 22, 1988 SHO 63-91766 か Japan YES SHO 62-16289 Jan. 24, 1987 Japan NO SHO 61-160556 Oct. 4, 1986 Japan 1 NO OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) DATE CONSIDERED 8/2013 EXAMINER Gum

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered.

Include copy of this form with next communication to applicant.

PTO-1449 (Modified) ATTY. DOCKET NO. SERIAL NUMBER RA043D2C15 09/835,263 U.S. DEPARTMENT OF COMMERCE APPLICANT(S) PATENT AND TRADEMARK OFFICE FARMWALD ET AL. INFORMATION DISCLOSURE FILING DATE **GROUP ART UNIT STATEMENT** April 13, 2001 2181 BY APPLICANT FIRST & TRADE **U.S. PATENT DOCUMENTS EXAMINER DOCUMENT DATE NAME** SUB **FILING INITIALS** NUMBER **CLASS CLASS DATE** M 4,482,999 Janson et al. 11/13/84 5,029,124 Leahy et al. 07/02/91 5,193,193 03/09/93 Iyer MA 4,926,385 05/15/90 Fujishima et al. 4,566,099 01/21/86 Magerl M Kelly 4,803,621 02/07/89 M 4,589,108 Billy 05/13/86 M 09/26/89 4,870,622 Aria et al. Johnson et al. 4,878,166 10/31/89 MA Chomel et al. 4,849,965 07/18/89 M M Johnson et al. 4,851,990 07/25/89 FOREIGN PATENT DOCUMENTS TRANSLATION YES/NO **DOCUMENT SUB EXAMINER NUMBER COUNTRY** INITIAL DATE **CLASS CLASS** OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.

DATE CONSIDERED

EXAMINER GLAM

	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT		ATTY. DOCKET NO. RA043D2C15	SERIA	L NUMBI 09/835,2		
PATENT			APPLICANT(S) FARMV	ALD ET AL.			
INFC			FILING DATE April 13, 2001	GROU	P ÄRT UN 2181	NIT O	
		U.S	S. PATENT DOCUMENTS				
PADEN EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE	
An	4,528,661	07/09/85	Bahr et al.	_	_		
M	4,048,673	09/13/77	Hendrie et al.	<u> </u>			
<i>₽</i> m	4,748,617	05/31/88	Drewlo	-	_		
AA.	4,839,801	06/13/89	Nicely et al.	_	_		
m	4,949,301	08/14/90	Joshi et al.	_	_		
/aa	3,950,735	04/13/76	Patel	_	_		
m	4,047,246	09/06/77	Kerllenevich et al.		_		
BA	4,763,249	08/09/88	Bomba et al.		_		
SA	4,625,307	11/25/86	Tulpule et al.				
		FORE	IGN PATENT DOCUMENTS		·		
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO	
	OTHER	DOCUMENTS (I	ncluding Author, Title, Date, Pertiner	nt Pages, Etc.)			
EXAMINER	Glenn Anne		DATE CONSIDERED	[8/20·3			
	•		Draw line through citation if not in confo	ormance to MPEF	P 609 and not	considered.	

1 of 1

DEC 1 8 2007 STATE OF TRADEMARKS

PTO-1449 (Modified)

ATTY. DOCKET NO. RA043D2C15

SERIAL NUMBER 09/835,263

U.S. DEPARTMENT OF
COMMERCE
PATENT AND TRADEMARK
OFFICE

APPLICANT(S)
FARMWALD ET AL.

FILING DATE April 13, 2001 GROUP ART UNIT 2181

STATEMENT BY APPLICANT

INFORMATION DISCLOSURE

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
Ma	4,933,953	Jun. 12, 1990	Yagi)	1	
MA	5,133,064	Jul. 21, 1992	Hotta et al	_		
MA	5,184,027	Feb. 2, 1993	Masuda et al.	_		

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLA YES/N	
m	JP 1284132	Nov 15, 1989	Japan			yes	
m	EP 0 329 418 A2	Aug 23, 1989	EPO			:	
MA	JP 1043894	Feb. 16, 1989	Japan			yes	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

· · · · · · · · · · · · · · · · · · ·	
M	"Intel MCS-4 Micro Computer Set", Intel Corporation, Santa Clara, CA,1972, (pp.1-12)
M	"MIPS R3010 coprocessor", IEEE Micro June 1988, (pp.54-62)
M	"Intel MCS-4 Micro Computer Set Users Manual", Intel Corporation, Santa Clara, CA, March 1972, (pp.1-26, and 60-68)
M	"Bipolar/MOS Memories Data Book", Advanced Micro Devices, Sunnyvale, CA, 1986 (pp. 4-143 to 4-163)
104	"Memories 1986-87 Databook", Fujitsu Inc., 1986 (pp. 1-102 to 1-128)
M	H. J. Mattausch, et al., "A Memory-Based High-Speed Digital Delay Line With a Large Adjustable Length", IEEE Journal of Solid State Circuits, vol. 23, no. 1, Feb. 1988 (pp. 105-110)

EXAMINER Glenn Aune	DATE CONSIDERED 8/8/243
---------------------	-------------------------

JAN 1 6 2002 &

JAN 1 6 2002 설

PTQ-1499 (Modified)

U.S. DEPARTMENT OF
COMMERCE
PATENT AND TRADEMARK
OFFICE

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

ATTY. DO	CKET	NO.
RAC	43D2C	215

SERIAL NUMBER 09/835,263

Sheet_1 of_1

APPLICANT(S)

FARMWALD ET AL.

FILING DATE April 13, 2001 GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
MA	4,761,567	Aug. 2, 1988	Walters, Jr. et al.	307	269	
M	5,101,117	Mar. 31, 1992	Johnson et al.	307	269	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS		LATION SNO
APA	sho 58-31637A	Feb 24, 1983	Japan		_		
M	sho 59-165285A	Mar. 11, 1983	Japan		_ (VO,
m	sho 60-261095A	June 6, 1984	Japan			200	enter o
M	sho 63-300310	Dec. 7, 1988	Japan		_ -_	2.2	\mathcal{C}
M	hei 2-8950	Jan 12, 1990	Japan		- <u>C</u>	AN 2	γρομ
M	sho 58-184626A	Oct 28, 1983	Japan		- RE	J	Technology
							Te
					,		
	<u> </u>						

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

llenn Anre

DATE CONSIDERED 8/8/2003



PTO/\$B/08A (10-01) Approved for use through 10/31/2002, OMB 0851-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB

control number. Complete If Known Substitute for form 1449A/PTO 09/835,263 **Application Number** INFORMATION DISCLOSURE Filing Date April 13, 2001 STATEMENT BY APPLICANT **First Named Inventor** Farmwald 2181 **Art Unit** (use as many sheets as necessary) Examiner Name Auve' of Attorney Docket Number RA043D2C15 Sheet

U.S. PATENT DOCUMENTS						
Examiner Initials	Cite No.1	Document Number Number- Kind Code ² (<i>If known</i>	Publication Date	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
78A		US- 4,823,321	Apr. 18, 1989	Aoyama		
		US-				
		U\$-	,			
		U\$-				
		US-				
		US-				
		บร-	- 			
		us-				
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				
	~	US-				
		U\$-				
		US-				
		US-				
!		US-				
 i		US-				

·	FOREIGN PATENT DOCUMENTS							
Examiner Initials	Cite No.1	Foreign Patent Document Country Code 3 - Number 4 - Kind Code 5 (# known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	Te		
		1. 4						

Examiner Signature	Glenn Ann	Date Considered	8/8/2003

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional). ² See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 15 if possible. 6 Applicant is to piece a check mark here if English language Translation is attached.

Sheet_1 of_1 PTO-1449 (Modified) ATTY. DOCKET NO. SERIAL NUMBER RA043D2C15 09/835,263 EPARTMENT OF COMMERCE Panae And APPLICANT(S) PATENT AND TRADEMARK OFFICE FARMWALD ET AL. INFORMATION DISCLOSURE FILING DATE **GROUP ART UNIT STATEMENT** 2181 April 13, 2001 Technology Center 2100 BY APPLICANT

"MIPS Chip Set Implements Full ECL CPU" Microprocessor Report, MicroDesign Resources Inc., Vol. 3: No. 12; Dec. 1989

"R6000 System Bus & R6020 SBC Specification" MIPS Computer Systems Inc., Sunnyvale, CA, Aug 22, 1989

R.A. Volz et al., "POSITION PAPER ON GLOBAL CLOCK FOR THE FUTUREBUS +", SCI – 1989 – doc-59, pp. 1-9

"ECL bus controller hits 266 Mbytes/s" Microprocessor Report, MicroDesign Resources Inc., Vol. 4: No. 1; Pg. 12, Jan. 24, 1990

EXAMINER Glun Aure

DATE CONSIDERED 8/8/2003